Hexadecimal Monolithic Inverting Digital Logic Buffers, 4.75V to 5.25V Standard Gold-Plate Bipolar TTL Supply Range, 14-Pin Ceramic Dual Inline Package (CDIP-14) or Plastic Dual Inline Package (PDIP-14) Structural Framework, 12ns Standard Channel Propagation Delay at 5.0V Rail, High-Reliability Early 9N04/7404 Core Architecture Blueprint, Symmetrical Output Sinking Current Matrices, Low Static Power Consumption Bipolar Processing, Fully Buffered Signal Inputs, Foundational Hardware Boolean Control and Combinatorial Switching Junction | Vintage high-performance digital logic integrated circuit manufactured by Fairchild Semiconductor under standard product engineering layout 9N04 (universally stored across logistics inventory manifests under dual-marking identifier 9N04/7404). Housing exactly six independent, un-gated logical inverting blocks (NOT gates) within a solitary 14-pin through-hole component package, this highly commoditized baseline chip maps real-time logical inversion states (\(Y = \overline{A}\)) with zero travel lag. It functions as an automated high-efficiency data line buffer, signal re-driver, or clock track phase-inverter, forcefully correcting localized waveform tracking distortions and preventing instruction race conditions over massive service lifespans. | Industry Exact Equivalents: Fairchild 9N04, Fairchild 9N04/7404, Fairchild 7404PC, TI SN7404N, Signetics 7404 | Industry Functional Cross-References: 7404, 9N04, SN7404, DM7404N, HD7404P, NTE7404 | Military Specification National Stock Number (NSN): 5962-01-016-8435 (Base 7404 Hex Inverter Matrix Core)
Related
Related
Related
Related